

Jezici za opis hardvera

Luka Simić

Matematička gimnazija

15. 05. 2023.



1. Motivacija

2. HDL jezici

3. Ostalo?



- Zašto uopšte pričati o ovome?




- **Softver:**

- Planiranje
- Analiza
- Dizajn
- Implementacija
- Testiranje
- Održavanje
- ...


- **Hardver:**


- Specifikacija
- Arhitektura
- Dizajn
- Verifikacija
- *Layout*
- Fabrikacija
- Validacija






Šta će nam?





Šta će nam?




Moore's Law: The number of transistors on microchips doubles every two years

Our World
in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

Transistor count



Data source: Wikipedia (wikipedia.org/wiki/Transistor_count)

OurWorldinData.org – Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

1. Motivacija

2. HDL jezici


3. Ostalo?



- Ne izvršavaju se na procesoru
- Moraju da se pretvore u hardver
- Nisu proceduralni

```
module and_2 (  
    input in1,  
    input in2,  
    output out  
);  
    assign out = in1 & in2;  
endmodule
```

```
bool and_2 (  
    bool in1,  
    bool in2  
    ) {  
    return in1 && in2;  
    }
```



```
module mux_2 (  
    input [31:0] i0,  
    input [31:0] i1,  
    input control,  
    output [31:0] out  
);  
    assign out = control ?  
        i1 :  
        i0;  
endmodule
```



```
int mux_2 (  
    int i0,  
    int i1,  
    bool control  
) {  
    return control ?  
        i1 :  
        i0;  
}
```

```
module mux_2 (  
    input [31:0] i0,  
    input [31:0] i1,  
    input control,  
    output reg [31:0] out  
);  
    always @(*) begin  
        if (control == 1'b0)  
            out = i0;  
        else  
            out = i1;  
        end  
endmodule
```

```
int mux_2 (  
    int i0,  
    int i1,  
    bool control  
) {  
    int out;  
    if (control == 0)  
        out = i0;  
    else  
        out = i1;  
    return out;  
}
```

```
module red (  
    input clk,  
    input in,  
    output reg out  
);  
    reg prev;  
    always @(posedge clk) begin  
        prev <= in;  
        out <= (in == 1'b1) && (prev == 1'b0);  
    end  
endmodule
```



```
module red (  
    input clk,  
    input in,  
    output reg out  
);  
    reg prev;  
    always @(posedge clk) begin  
        prev <= in;  
        out <= (in == 1'b1) && (prev == 1'b0);  
    end  
endmodule
```

```
module red (  
    input clk,  
    input in,  
    output reg out  
);  
    reg prev;  
    Reg i  
    always @(posedge clk) begin  
        For (i +)  
    end  
endmodule
```

1. Motivacija
2. HDL jezici
3. Ostalo?

Hvala na pažnji!

Pitanja?